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[571 ABSTRACT 
A correlated quadruple sampling processor for im- 
proved signal-to-noise ratio in the output of a charge- 
coupled device (CCD) is comprised of: switching 
means for momentarily clamping a CCD signal line at a 
first reference levei A before a CCD data pulse and then 
obtaining a first data sample B with respect to the refer- 
ence A during a CCD data pulse, and storing the posi- 
tive sample B-A, switching means for momentarily 
clamping the CCD signal line a second time at the level 
C during the presence of the CCD data pulse and then 
obtaining a second data sample D with respect to the 
reference level C after the CCD data pulse, and storing 
the negative sample D-C; and means for obtaining the 
difference between the stored samples +(B-A) and 
-(D-C), thus increasing the net signal amplitude by a 
factor of about 2 while the noise would be increased by 
only a factor of *since there will be no correlation in 
the noise between the double samples +@-A) and 
-(D-C) effectively added. 
9 Claims, 7 Drawing Figures 
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CCD CORRELATED QUADRUPLE SAMPLING 
PROCESSOR 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to a hethod and apparatus for 
sampling data pulses, such as at the output of a charge- 
coupled device (CCD), and more particularly to im- 
proving the signal-to noise ratio in the sampled data. 
The development in recent years of charge-coupled 
semiconductor devices as a result of the MOS-FET 
technology has led to making analog data registers 
practical. An article by Gilbert F. Amilio entitled 
“Charge-Coupled Devices,” pages 23-3 1 in Scientz3c 
American, Volume 230, No. 2, February 1974 explains 






In accordance with the present invention, switching 
means are provided to clamp the reference level of an 
input signal line at a time A before a data pulse and to 
obtain a sample with respect to that reference at time B 
during a data pulse, to clamp the signal line again at a 
time C during the presence of the data pulse for a refer- 
ence level and to obtain another sample with respect to 
the latter reference level at a time D after the data pulse. 
The two samples (B-A) and (D-C) are stored in separate 
capacitors, and their difference is used to produce a net 
signal gain of 2. A single switch may be employed to 
clamp the signal line to the reference levels A and C, 
while separate switches are employed to obtain the 
samples (B-A) and (D-C), but separate switches are 
preferably used to clamp separate signal lines to the 
reference levels A and C. In either case the signal line 
being clamped is isolated from a signal input line by a 
blocking capacitor. 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
best be understood from the following description when 
read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
coupled device (CCDj. fhdther teaching of such de- 25 FIG. 1 is a schematic diagram of a first embodiment 
vices can be found in U.S. Pat. No. 3,814,955 issued to 
Yokichi Itoh et a1 in 1974. Briefly, a CCD consists of a FIG. 2 is a switch timing diagram useful in under- 
silicon dioxide layer deposited on a silicon substrate 
material. A plurality of metal transfer electrodes are FIG. 3 is a logic diagram of a circuit for generating 
deposited on the silicon dioxide layer. In N-channei 3o the switch timing 
devices, an N-material input diode is formed in the FIG. 4 is a timing diagram for the specific switch 
P-type silicon substrate to provide a diode charge-cou- timing to be generated by fie circuit of FIG. 3 for the 
p h g  into the device, and an N-material output diode is embodiment of FIG. 1. 
formed in the P-type silicon substrate to provide a diode timing diagram useful for un- 
Charge-couPling out ofthe device, Or a floating gate can 35 derstanding the operation of the circuit in FIG. 3 for the 
be used to sense the charge. By pulsing the transfer 
electrodes in Sequence, it is pOSSibk to move potential FIG. 6 is a schematic diagram of a second embodi- 
charges of minority carriers along the surface, or in a 
buried channel of the silicon substrate. Packets of elec- FIG. 7 is a switch timing diagram useful in under- 
trons may be transferred into and Out Of potential Wells 40 standina the second embodiment of FIG. 6. 
of the invention. 
standing the embodiment of FIG. 1. 
indicated in FIG. 2. 
FIG. 5 is a 
embodiment  of^^^. 1. 
ment of the invention. 
- of these charge-coupled devices virtually intact, and 
from potential well to potential well and out through 
the output diode. 
DESCRIPTION O F  PREFERRED 
EMBODIMENTS 
Charge-coupled devices have been used not only in Referring now to FIG. 1, a new quadruple sampling 
implementing radar data processing components, but 45 system for a CCD input signal is shown in a first em- 
also more recently in image sensing elements in a matrix bodiment. The input from a CCD is normdly amplified 
for a full frame of image picture elements (pixels). A for use by an amplifier 10. A floating gate field-effect 
major advantage of charge-coupled devices is that Once transistor amplifier is used because there is nor reset 
a frame has been stored as charge packets proportional noise in this type of amplifier. Advantage is taken of this 
to light intensity of the pixels, they may be read Out 50 fact in the quadruple sampling technique of this circuit 
serially from one CCD by shifting the last row out by taking a signal sample at time B in FIG. 2 with re- 
serially, and shifting the rows down in parallel, or sim- spect to a reference sample at time A, and a second 
ply queuing all of the rows for full serial-shift readout. signal at time D with respect to a reference sample at 
In either case, a CCD is read out in response to a clock time C. The negative difference -(D-C) is subtracted 
pulse from a stable source used for synchronization in a 55 from the positive difference (B-A) so that the difference 
CCD data processing system. The problem has been in the second set of the quadruple samples is effectively 
achieving a sufficiently high signal-to-noise ratio to added to the difference in the first set of the quadruple 
make CCD imaging effective for very faint image samples. This doubles the amplitude of the output sig- 
sources, such as in sensing stellar visual images. The nal. The noise would be increased by only a factor of 
output of CCD systems is conventionally obtained by a 60 the square root of two since there will normally be no 
sampling technique using a double sampling technique. correlation in the noise between the two sets of the . -  
quadruple samples. With a typical noise spectrum, the 
increase in noise due to intercorrelation will be only 
2%; with a worse case spectrum and d=T (FIG. 2), the 
OBJECTS AND SUMMARY OF THE 
INVENTION 
An object of this invention is to achieve a better 65 increase is about 11%. The overall effect is a 40% im- 
provement in signal to noise ratio when using the qua- 
druple sampling technique of this invention instead of 
the conventional double sampling technique of sam- 
signal-to-noise ratio in sampled data pulses by a novel 
correlated quadruple sampling technique. Another is to 
improve the sampling of CCD data pglses. 
4,262,258 
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pling or clamping the reference level at time A and then 
sampling the CCD data pulse at time B. 
An implementation of the quadruple sampling tech- 
nique in the first embodiment of FIG. 1 utilizes a switch 
S1 to clamp the input of an amplifier 11 isolated from the 
amplifier 10 by a capacitor CI. This switch is used to 
sample or clamp the CCD signal line at times A and C 
so that samples taken through switches S2 and S3 at 
times B and D will be with reference to the clamping 
level. The samples at times B and D stored in respective 
capacitors C2 and C3 are thus the respective levels at 
times B and D minus the clamped levels at times A and 
C, or algebraically expressed (B-A) and (D-C). The 
difference between these values thus store! in capaci- 
tors C2 and C3 is then found by a differential input oper- 
ational amplifier 12 having its noninverting input cou- 
pled to the capacitor C2 by an amplifier 13 and its in- 
verting input coupled to the capacitor C3 by an ampli- 
fier 14. 
It should be noted that by clamping the CCD signal 
line at the input of the amplifier 11, a negative signal 
(D-C) is stored in the capacitor C3. That negative signal 
is subtracted from the positive signal (B-A) on capacitor 
C2 by the differential amplifier 12, producing a signal 
(B-A)-(D-C). Since the clamped signals at times A and 
D are zero (ground), the output of the differential am- 
plifier 12 is B+C, thus effectively doubling the CCD 
sample signal, i.e., producing a net signal gain of 2. It 
should also be noted that the switches shown schemati- 
cally as ideal switches are in practice electronic analog 
switches. 
4 
thus produced by the multivibrator 23 triggers a D-type 
flip-flop 25 to set it thus producing a timing signal TSi. 
The flip-flop 25 is then reset by the leading edge of a 
pulse from the gate G I  to terminate the first sampling 
5 period following time A and again the second sampling 
period following time C of a data pulse period. Gates 
G3 and G4 generate the timing signals TS2 and TS3 for 
the sampling periods at times B and D. Note that these 
timing signals end at the times B and D, and begin when 
10 the multivibrator 21 is triggered. The timing signals 
TS2 and TS3 are thus produced from the pulses at the 
output of the gate G2. but the timing signal TS2 is pro- 
duced only during the presence of the delayed clock 
(PHD, and the timing signal TS3 only in the absence of 
15 a delayed clock, which is to say while 4HD is not true. 
The last inverter in the delay chain 20 is used to gener- 
ate F D  for gate G4. 
A preferred embodiment of the invention, illustrated 
in FIG. 6, utilizes two sampling (clamping) switches So 
20 and Si. The switch Si corresponds to the switch identi- 
fied by the same reference numeral in the embodiment 
of FIG. 1, but it is here used only to clamp the data 
signal line to a source of reference potential (ground) at 
sampling time C. To clamp the data signal line at sam- 
25 pling time A, the switch So is closed. Note that the data 
signal line is isolated from the amplifier IO by a separate 
capacitor Co, and that separate amplifiers Pla and I l b  
are used for the isolated data signal lines. In that man- 
ner, the clamp or reference sample for one does not 
Operation of the preferred embodiment is similar to 
30 have any effect on the other. 
The manner in which the timing signals for the that of the first embodiment, except that the timing 
switches are implemented with only a data clock signal circuit of FIG. 3 is modified so that separate switch 
(PH needed for synchronization is shown in FIG. 3. The control signals TSo and TS1 are generated. That may be 
clock signal (PH is delayed by cascaded inverting ampli- 35 accomplished by providing a second flip-flop, like the 
fier 20 to produce a delayed clock signal +HD. flip-flop 25, and triggering the separate flip-flop 
The circuit of FIG. 3 uses three multivibrators 21,22 through two separate And gates, one enabled to trigger 
and 23 with-periods set in each by timing capacitors for the TSI flip-flop while is true, very much like the 
the periods shown in FIG. 4. The period 6 is the delay And gate G4 is used to generate the timing signal TS3, 
period introduced by the inverting amplifier 20. The 40 and the other enabled to trigger the TSo flip-flop while 
period f i  is the interval that must lapse after a sampling (PHD is true, very much like the And gate G3 is used to 
time A and a sampling time C before another sampling generate the timing signal TS2. 
time can be initiated at times B and D. The period T In summary, quadruple sampling is completed once 
controls the interval between sampling times A and B, for every cycle of the data clock signal 4H. The de- 
and times C and D. Note that the timing signal TSI is 45 layed clock 4HD is generated to ensure that the two 
generated twice during each data pulse cycle, once at sampling times A and C controlled by two SI pulses in 
sampling time C and again at sampling time A after FIG. 1, and by So and SI pulses in FIG. 6, can be ended 
sampling time D, where the second sampling time A is before the CCD output is clocked. The sampling time B 
the beginning of the quadruple sampling cycle for the controlled by the timing pulse S2 occurs a predeter- 
next data pulse as shown in FIG. 2. Timing signal TS1 50 mined period f l  after the rising edge of the signal 4H 
at sampling time C ends on the trailing edge of the clock and the sampling time D controlled by the timing pulse 
pulse 4H. The final sampling time D will occur such S3 occurs a predetermined period fi after the falling 
that T is the same as for sampling time B. The timing edge of the signal 4H. The period p between the end of 
signals TSI,  TS2 and TS3 drive the three switches SI, S2 a clamp period and the beginning of a sample period can 
and S3, respectively. 55 be adjusted, typically from 200 and 500 nanoseconds. 
Operation of the timing circuit of FIG. 3 will be The time T between the end of a clamp period and the 
better understood from a timing diagram in FIG. 5 end of a sample period can be adjusted, typically from 
wherein the waveforms shown are identified by the 0.4 to 4.5 microseconds. The adjustments of f l  and T in 
same reference characters referred to with reference to the multivibrators 21 and 22 provide the freedom of 
FIG. 3. The clock signals 4H and 4HD are combined in 60 changing the time between each sample, and changing 
a Exclusive-Or gate G1 to produce timing pulses shown the duration of each sample, which is effectively 7-b. 
by the waveform labeled G I  in FIG. 5. These timing In practice, each clamp period could be started simulta- 
pulses trigger the monostable multivibrators 21 and 22 neously with the previous sample period, Le., TS2 could 
to produce the signals labeled MVzl and MV22 in FIG. overlap TSI (or TSo) and TS3 could overlap TS1, to 
5. Those two signals are combined in an And gate G2 to 65 reduce the bandwidth of the quadruple sampling sys- 
produce the pulses labeled G2 in FJG. 5. The output of tem. Lowering the bandwidth helps to eliminate high 
the gate G2 is coupled by an amplifier 24 to trigger the frequency noise and improve the noise performance of 
multivibrator 23. The trailing edge of the pulses MV23 the quadruple sampling system. 
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In both embodiments illustrated, an A citor for storing a voltage 
amplifier (AD521) may be used for the differential am- 
plifier. It includes the resistors RI and R2 at the’vnon- 
inverting input, and the resistors R3 and R4at the invert- 
ing input, as well as the input buffer amplifier 13 and 14. 5 
The switches may be implemented with National Semi- 
conductor switches (AM1000). Resistors R5 and Rg load 
the amplifier l l b  (i.e., limit current), and resistors R7 
and Rs load the amplifier llu. In the embodiment of 
FIG. 1, resistors Rs and Rg load the amplifier 11 while 10 
the switch S2 is closed, and resistors R5 and Riload the 
amplifier 11 while the switch S3 is closed. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 15 
occur to those skilled in the art and consequently, it is 
intended that the claims be intermeted to cover such 
te part of a clock syn- 
chronieed data pulse, said sampling occurring after 
the clock synchronized data pulse, 
a second storage capaditor for storing a vottage pro- 
portional to said past pulse sampled voltage, and 
means for producing a signal proportional to the 
absolute sum of the sampled voltage stored in said 
first and second storage capacitors. 
4. A correlated quadruple sampling processor for 
improved signal-to-noise ratio in the synchronized out- 
put of a clocked data source comprised of: first switch- 
modifications and equivalents. 
What is claimed is: 
1. A method for quadruple sampling clock synchro- 
nized data pulses of a clocked source in order to im- 
prove the signal amplitude by a factor of about 2 com- 
prising the steps of 
capacitively coupling the clock synchronized data 
pulses from said device to a data line, 
momentarily clamping the data line to circuit ground 
before each clock synchronized data pulse, 
sampling the data pulse line voltage with respect to 
the circuit ground reference established by the 
previous clamping step, said sampling occurring 
during the early part of a clock synchronized data 
pulse, and storing the sampled voltage in a first 
storage capacitor; 
momentarily clamping the data pulse line to circuit 
ground during the late part of a clock synchronized 
data pulse after sampling the clock synchronized 
pulse, 
sampling the data pulse line voltage with respect to 
the circuit ground reference established by the previous 
clamping step, said sampling occurring after the clock 
synchronized data pulse, and storing the sampled volt- 
age in a second storage capacitor, and 
producing a signal proportional to the absolute sum 
of the sampled voltage stored in said first and sec- 
ond storage capacitors. 
2. The method as defined in claim 1 wherein the 
sampled voltage stored in said first storage capacitor is 
positive with respect to circuit ground reference and 
the sampled voltage stored in said second storage ca- 
pacitor is negative with respect to circuit ground refer- 
ence, and wherein the signal proportional to the abso- 
lute sum is formed by amplifying the difference between 
voltages stored in said first and second storage capaci- 
tors. 
3. Apparatus for quadruple sampling the clock syn- 
chronized data pulses of a clocked source in order to 
improve the signal amplitude by a factor of about 2 
comprising 
means for capacitively coupling the clock svnchro- 
20 ing means for momentarily clamping device signal line 
at a first reference level A before a data pulse and then 
obtaining a first data sample B with respect to the refer- 
ence level A dbring a data pulse on said line, and means 
for storing the positive sample (B-A), second switching 
25 means for momentarily clamping the signal line a sec- 
ond time at the level C during the presence of said data 
pulse and then obtaining a second data sample D with 
respect to said reference level C after said data pulse, 
and means for storing the negative sample (D-C), and 
30 means obtaining the difference between the stored sam- 
ples. 
5. A correlated quadruple sampling processor as de- 
fined in claim 4 wherein said means for storing said 
positive sample is a first storage capacitor having one 
35 terminal connected to circuit ground and its other ter- 
minal connected to said first switching means, and said 
means for storing said negative sample is a second stor- 
age capacitor having one terminal connected to circuit 
ground and its other terminal connected to said second 
6. A correlated quadruple sampling processor as de- 
fined in claim 5 wherein said first switching means is 
comprised of a coupling capacitor in series with said 
signal line, a shunt switch in series with said coupling 
45’ capacitor for connecting a junction between said cou- 
pling capacitor and shunt switch to circuit ground, and 
a first series switch connected to said coupling capaci- 
tor by a buffer amplifier, said first series switch being 
for connecting the output of said buffer amplifier to the 
50 other terminal of said first storage capacitor, and 
wherein said second switching means is comprised of 
said coupling capacitor, said shunt switch and a second 
series switch connected to said coupling capacitor by 
said buffer amplifier, said second series switch being for 
55 connecting the output of said buffer amplifier coupling 
capacitor to the other terminal of said second storage 
capacitor. 
7. A correlated quadruple sampling processor as de- 
fined in claim 6 wherein said means for obtaining the 
40 switching means. 
nized data pulses from said device to a data line, 60 difference between said positive and negative samges is 
means for momentarily clamping said data line to comprised of a differential amplifier for amplifying the 
circuit ground before each clock synchronized difference between said positive sample and said nega- 
data pulse, tive sample. 
means for sampling the data pulse line voltage with 8. A correlated quadruple sampling processor as de- 
respect to the circuit ground reference established 65 fined in claim 5 wherein said first switching means is 
by the previous clamping step, said sampling oc- comprised of a first coupling capacitor in series with 
curring during the early part of a clock synchro- said signal line, a first shunt switch in series with said 




tween said first coupling capacitor and first shunt 
switch to circuit ground, and a first series switch con- 
nected to said first coupling capacitor by a first buffer 
amplifier, said first series switch being for connectng 
the output of said first buffer amplifier to the other 
terminal of said first storage capacitor, and wherein said 
second switching means is comprised of a second cou- 
pling capacitor in series with said signal line, a second 
shunt switch in series with said second coupling capaci- 
tor for connecting a junction between said second cou- 
pling capacitor and second shunt switch to circuit 
ground, and a second series switch connected to said 
5 
10 
second coupling capacitor by a second buffer amplifier, 
said second series switch being for connecting the out- 
put of said second buffer amplifier to the other terminal 
of said second storage capacitor. 
9. A correlated quadruple sampling processor as de- 
fined in claim 8 wherein said means for obtaining the 
difference between said positive and negative samples is 
comprised of a differential amplifier for amplifying the 
difference between said positive sample and said nega- 
tive sample. 
I * * * *  
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